

Ultra-Dynamic Voltage Scaling Using Sub-threshold Operation and Local Voltage Dithering in 90nm CMOS

Benton Calhoun and Anantha Chandrakasan
Massachusetts Institute of Technology
ISSCC 2005


Ultra-DVS Motivation

Strong Inversion Operation: fast, power-hungry




Unite the regions

Sub-threshold operation: Slow, lower power, minimum energy operation becomes possible




Dynamic Voltage Scaling (DVS)



Dynamic Voltage Scaling with **infinite levels** saves energy per sample when the workload varies


Quantized DVS



Quantizing the voltages decreases complexity, but reduces savings if V_{DD} is constant for time constraint


Gutnik and Chandrakasan, *An Efficient Controller for Variable Supply-Voltage Low Power Processing*, Symposium on VLSI Circuits, 1996

Voltage Dithering




Need to switch V_{DD} in the timescale of the changing workload:

Existing approaches use 100s of μ secs to switch



Dithering within the time constraint gives average energy close to the optimum

Sub- V_T Operation




Sub- V_T Minimum Energy Operation

$$E_{TOTAL} = E_{ACTIVE} + E_{LEAKAGE}$$

$$E_{TOTAL} = C \cdot V_{DD}^2 + I_{OFF} V_{DD} T_D$$


$$E_{Total} = C_{eff} V_{DD}^2 + W_{eff} L_{DP} K C_g V_{DD}^2 e^{-\frac{V_{DD}}{nV_{th}}}$$

$$= V_{DD}^2 \left(C_{eff} + W_{eff} K C_g L_{DP} e^{-\frac{V_{DD}}{nV_{th}}} \right)$$



90nm simulation
for 32-bit CLA adder
showing minimum
energy per operation

Reason for Min. Energy Point




Demonstrating UDVS

- Test chip to show combination of sub-threshold operation with DVS
 - Sub-threshold Circuit Considerations
 - Local Voltage Dithering (LVD)
 - Ultra-Dynamic Voltage Scaling


90nm Test Chip Circuit

Local Voltage Dithering (LVD)
- Headers select V_{DD}
- Local Block Level






Test Chip Die Photo




90nm
6LM



Kogge-Stone Adder Circuits







Sub- V_T Sizing Considerations




Ratioed FF fails to write a 1 at strong N, weak P corner at 400mV


Preserving State in Sub- V_T




Measured Sub- V_T Operation



Minimum Energy Measurements



Minimum Energy & Temperature



V_{DDopt} insensitive to temperature

E_L increases because V_T decreases


I_{LEAK} increases by same amount that T_D decreases due to V_T

$$V_T(T) = V_T(T_0) - KT$$

$$\mu(T) = \mu(T_0) (T/T_0)^{-M}$$



T = 25, 50, 70, 85°C

Measured Standby Power Savings






Measured Flip-flop Retention Voltage: 110mV


Local Voltage Dithering (LVD)





Timing Overhead for LVD



LVD Circuit Issues




Tie header bulks to V_{DDH}



C_{NORM} normalizes E_{SW} to E of circuit at V_{DDH}
 N is number of cycles spent at V_{DDL} to
 break-even: $NV_{DDH}^2 \geq NV_{DDL}^2 + C_{NORM}V_{DDH}^2$


$$N \geq \frac{C_{NORM} V_{DDH}^2}{(V_{DDH}^2 - V_{DDL}^2)}$$

UDVS Results



Dither during high performance operation and switch to sub-threshold minimum energy operation when speed is not important

UDVS Flexibility




Closer to ideal over high performance range

Closer to ideal over full range


Choose dithered voltages to match application of interest

Providing UDVS Voltages



Can implement UDVS with 3 headers OR two headers and an adjustable voltage supply

UDVS System Example



Different blocks can voltage dither based on their own workload for optimal efficiency

Conclusions

- Local voltage dithering allows near-optimum savings for high performance, variable rate systems
- Sub-threshold allows minimum energy operation
- UDVS allows performance and energy scaling over the full operational range of V_{DD}

Acknowledgements: Funded by Texas Instruments and DARPA through a subcontract with MIT Lincoln Labs