

An Active GHz Clock Network Using Distributed PLLs


Vadim Gutnik and Anantha Chandrakasan

Microsystems Technology Lab

Massachusetts Institute of Technology


Cambridge, MA

Conventional Clock Distribution




- Central distribution relies on global matching

Sources of Clock Uncertainty






- Systematic: passive compensation
- Random and dynamic: active compensation

Distributed Clock Generation




- Synchronized clock generated at multiple points


Why Symmetric PLLs?



How Many Tiles?




Modelock





Next Phase = current phase - average phase error

[Pratt 95]



Is Modelock Avoidable?



Linear phase detector: mode lock




Desired phase detector






Nonlinear Error Summing

Phase-detector output current






- n from geometry, $\theta_{crit} = 360/n$
- Nonlinearity makes modelocked states unstable


Phase Detector - phase




Phase Detector - frequency



Loop Filter




Oscillator




- NMOS-load differential ring oscillator insensitive to supply noise

Large-Signal Acquisition





Full System Hspice Simulation



- 16 oscillator network small-signal stable

Results



- 2mm chip. 0.35 μm , single poly triple metal CMOS
- 16 oscillators, each 40 μm x 40 μm
- 24 phase detectors, each 20 μm x 40 μm
- Total power: 450mW at 3V, 1.3GHz
- Jitter < 30ps

Conclusions

- Random and time-varying mismatch limit centralized clock distribution
- Distributed generation enables shorter distribution
- Stable multiple-oscillator PLL demonstrated

Acknowledgements

This work is funded by the MARCO Focused Research Center on Interconnects.

Vadim Gutnik was partially supported by an Intel Fellowship.