

Progress in Copper-Based Wafer Bonding

Chuan Seng Tan

Micro-fabrication Laboratory

Nanyang Technological University

Singapore

tancs@ntu.edu.sg

Outline

- ❑ **Copper Thermo-Compression Bonding**
- ❑ **Reliability of Bonded Cu Layer**
- ❑ **Silicon Multi-Layer Stacking**
- ❑ **Low Temperature Processes**
- ❑ **Dielectric/Copper Hybrid Bonding**
- ❑ **Applications**

Outline

- ❑ **Copper Thermo-Compression Bonding**
- ❑ Reliability of Bonded Cu Layer
- ❑ Silicon Multi-Layer Stacking
- ❑ Low Temperature Processes
- ❑ Dielectric/Copper Hybrid Bonding
- ❑ Applications

Copper Thermo-compression Bonding

Metallic bonding

- Electrical and mechanical bond
- “*Via first*” approach, hence lower via aspect ratio and higher via density are possible
- Heat conduit and noise shield

Copper

- Mainstream CMOS material
- High electrical ($\rho=1.7 \mu\Omega\cdot\text{cm}$) and thermal ($K=400 \text{ W m}^{-1} \text{ K}^{-1}$) conductivities [Al: $2.8 \mu\Omega\cdot\text{cm}$, $235 \text{ W m}^{-1} \text{ K}^{-1}$]
- **COPPER BONDS TO ITSELF!!!**

Bonding Procedures


1. Bonding – *single wafer processing*

- Pressure / Contact Force (*2-4 kN for 6" wafers*)
- Heating (*300-400 °C*)
- Duration (*5-60 min*)
- Ambient (inert: N₂ or reduction: N₂/H₂)
- Vacuum

2. Annealing – *batch processing*

- Atmospheric
- Heating (*300-400 °C*)
- Duration (*30-60 min*)

Blanket Cu Wafers Bonding (e-beam)



Cu wafer


(RMS roughness = 1.99nm)

Bonding: 300 °C / 1h

Anneal: 400 °C / 1h


Vacuum: 10⁻² - 10⁻³ Torr

Pressure: 4 kN / 6" wafer → 226 kPa,
2.3 Bar, 34 psi, 2.2 atm



Bonded Cu layer

Cu Grain Structure in Bonded Layer




Original bonding interface disappears due to diffusion and grain growth. Cu layers merge and a homogeneous layer is obtained.

(300 °C /1h + 400 °C /1h)


(Tan / TEM Credit: David Theodore, Freescale)

EDS Analysis of Bonded Cu Layer




No observable contaminant in the bonded Cu layer.

Blanket Cu Wafers Bonding (electroplating)




Cu wafer (*Credit: Joyce Wu*)

(300 °C /1h + 400 °C /1h)




Bonded Cu layer

Cu Out Diffusion



No observable Cu out diffusion into the oxide layer, hence Ta acts as effective diffusion barrier during wafer bonding.


Surface Oxide - Observation



Clear evidence of CuO formation after 12 days storage of Cu wafer in clean room (20°C, 40% humidity)

(Tan et al., *J. Electronic Materials*, 34(12), 2005)

Surface Oxide - Treatment



Pre-bonding forming gas treatment:
95%N₂/5%H₂ at
150°C, 15 mins)

12 hours: 0.08 at %
12 days: 2.96 at %
12 days with forming gas anneal: 0.52 at %.


(300 °C /1h + 400 °C /1h)

(Tan et al., J. Electronic Materials, 34(12), 2005)

Outline

- ❑ Copper Thermo-Compression Bonding
- ❑ **Reliability of Bonded Cu Layer**
- ❑ Silicon Multi-Layer Stacking
- ❑ Low Temperature Processes
- ❑ Dielectric/Copper Hybrid Bonding
- ❑ Applications

Reliability of Bonded Cu Layer: Interfacial Voids Observation




Interfacial voids

- *EM sites, increased resistance, open failure*
- *structural integrity*

(Tan *et al.*, APL, 87(20), 2005)

Voids nucleation and growth




Nucleation:

- bonding interface irregularities
- surface contamination


Growth:

- grain boundaries diffusion
- vacancies annihilation
- stress gradient

Counter-Measures





Bonding Uniformity and Films Delamination



Outline



- ❑ Copper Thermo-Compression Bonding
- ❑ Reliability of Bonded Cu Layer
- ❑ **Silicon Multi-Layer Stacking**
- ❑ Low Temperature Processes
- ❑ Dielectric/Copper Hybrid Bonding
- ❑ Applications

Face-to-Face Bi-layer Stack




(400/1 + 400/1, with CMP)

Poly-Silicon Resistors 'Daisy Chain'




Single Layer

(400 °C /1h)
Bond and
etch back




Double Layer

Silicon Four-Layer Stack



(Tan et al., *Electrochem. Solid-State Lett.*, 8(6), 2005)

Back-to-Face Bi-layer Stack




(300 °C/1h + 400 °C /1h)

(Tan *et al.*, SOI Conference, 2005)



Outline

- ❑ Copper Thermo-Compression Bonding
- ❑ Reliability of Bonded Cu Layer
- ❑ Silicon Multi-Layer Stacking
- ❑ Low Temperature Processes**
- ❑ Dielectric/Copper Hybrid Bonding
- ❑ Applications




Low Temperature Bonding



Low Temperature Bonding – Surface Activated Bonding




Ar ion beam activation (40-100 eV, 60 s)
– surface contaminant and oxide removal, roughness improvement



Bonding in UHV condition – no annealing. Bond strength > 6.47 MPa.

(Kim et al, JVST A, 2003)


Low Temperature Bonding – Cu Nano-rod (RPI)



- Cu nano-rod achieved with 85° angle deposition in e-beam. Diameter = 50 nm, Length=760nm;
- Bonding pressure: 0.32 MPa;
- Observation: Cu nano-rod arrays fuse together accompanying by grain growth at temperature as low as 200 °C.

(Wang et al, MRS, Fall 2006)

Solid Liquid Inter-diffusion Bonding (SLID)





- Cu (high melting T) / Sn (low melting T, 232°C);
- **Reflow**, slightly higher than 232 °C → Cu₆Sn₅;
- **Curing**: Cu₆Sn₅ + Cu → Cu₃Sn (stable up to 600 °C)
- Resistivity:
Cu < Cu₃Sn < Sn < Cu₆Sn₅

(Munding et al)

Outline


- ❑ Copper Thermo-Compression Bonding
- ❑ Reliability of Bonded Cu Layer
- ❑ Silicon Multi-Layer Stacking
- ❑ Low Temperature Processes
- ❑ **Dielectric/Copper Hybrid Bonding**
- ❑ Applications

Cu Line-Line Bonding (and pad-pad bonding for that matter)





- Misalignment < 0.5 μm
- Interfacial voids
- Thin films integrity

Cu/BCB Hybrid (IMEC)





- Chip (Cu nails) to wafer (landing pads)
- Bond #1: BCB-Si + BCB
Reflow at 100-150 °C
- Bond #2: Cu-Cu thermo-compression at 300-350 °C.




(Jourdain et al, IITC 2007)

Damascene-Patterned Cu/BCB Hybrid (RPI)




250°C



250°C / 350°C

(Gutmann et al, MRS Fall 2006)

Cu/Oxide - Direct Bond Interconnect (DBI™)



Scanning Electron Micrograph of 4 serial links in a DBI™ daisy chain.

#1 Low temperature oxide-oxide bond

#2 Cu-Cu bond formed as a result of CTE mismatch between oxide and Cu during annealing


Ziptronix

(Enquist et al, MRS, Fall 2006)

Outline

- ❑ Copper Thermo-Compression Bonding
- ❑ Reliability of Bonded Cu Layer
- ❑ Silicon Multi-Layer Stacking
- ❑ Low Temperature Processes
- ❑ Dielectric/Copper Hybrid Bonding
- ❑ **Applications**


Intel



Logic + Memory, Logic + Logic

(Morrow et al, EDL 2006, MRS Fall 2006)

IMEC




—30 μ m—
IMEC Cu NAILS


- Cu nails
- Diameter=5 μ m,
Height=24 μ m
- 10K/mm²

(Swinnen et al, IEDM 2006)

Tezzaron



First generation "super-via"



Second generation "super-contact"

(Patti et al, Proceeding of IEEE, 2006)

Thank You!