This 65nm ASIC demonstrates several architectural optimizations such as increased parallelism, multiple voltage / frequency domains and custom voltage-scalable SRAMs that enable low voltage operation and reduce the power of a high definition video decoder.