The scalable FFT chip demonstrates energy-aware architectures. An energy-aware architecture is used to scale gracefully between energy and quality. The architecture has variable bit precision logic (multipliers, adders, etc.), memories (RAM and ROM) and a variable memory size, in order to compute 128-1024-pt FFT lengths and between 8- and 16-bit precision FFT's.