Analyzing Static Noise Margin For Subthreshold SRAM In 65nm CMOS

Calhoun, B. H., A. P. Chandrakasan, "Analyzing Static Noise Margin for Subthreshold SRAM in 65nm CMOS," IEEE European Solid State Circuits Conference (ESSCIRC), pp. 363-366, September 2005. [Slides]