Static Noise Margin Variation For Sub-threshold SRAM In 65nm CMOS

Calhoun, B. H., A. P. Chandrakasan, "Static Noise Margin Variation for Sub-threshold SRAM in 65nm CMOS," IEEE Journal of Solid-State Circuits, vol. 41, no. 7, pp. 1673-1679, July 2006.