Skip to main content
About Us
About Prof. Chandrakasan
Research
Application of Semiconductors for Life Sciences and Health
Hardware Security
Low-Power Edge Computing
Sponsors
Team
Current Team
Group Photos
Alumni
Chips
Publications
Journals and Conferences
Theses
Books
News & Awards
A 256kb Sub-threshold SRAM In 65nm CMOS
Calhoun, B. H., A. P. Chandrakasan, "A 256kb Sub-threshold SRAM in 65nm CMOS," IEEE ISSCC, pp. 628-629, February 2006.
[Slides]