Skip to main content
icon

A 256kb Sub-threshold SRAM In 65nm CMOS

Calhoun, B. H., A. P. Chandrakasan, "A 256kb Sub-threshold SRAM in 65nm CMOS," IEEE ISSCC, pp. 628-629, February 2006. [Slides]